## $3^{RD}$ SEM./ AE & I E/ AI & ML./ CS&E/ EE(I & C) / ETC & COMM./ E&TC / IT/ MECHATRONICS. /2023(W) NEW

## **Th-3** Digital Electronics

|         | Fu | ıll M    | arks: 80  Answer any five Questions including Q No.1& 2  Figures in the right hand margin indicates marks   | ime- 3 H   |
|---------|----|----------|---|------------|
|         | 1. |          | Answer All questions  | 2 x 10     |
|         |    | a.       | Convert the decimal number $(78.4)_{10}$ to binary and octal number system.   |            |
|         |    | b.       | Find the 1's and 2's complement of $(10010011.0101)_2$ .  |            |
|         |    | c.       | State Demorgan's Theorem.   |            |
|         |    | d.       | Draw the logic circuit of Half Subtractor and write its truth table.  |            |
|         |    | e.       | If F (A, B, C) = $\Sigma$ m (1,5,6) then write its SOP.   |            |
|         |    | f.       | Write the excitation table of JK -flop flop.  |            |
|         |    | g.       | List different types of shift registers.  |            |
|         |    | h.<br>i. | A clock pulse of 10KHz is applied to a decade counter. Find the frequency of output wave form (assuming output is taken at the MSB). Define resolution of a DAC.                              | f          |
|         |    | j.       | Define Propagation Delay with reference to logic families.  |            |
|         | 2. |          | Answer Any Six Questions  | 6 x 5      |
|         |    | a.       | Design a 4-bit binary to gray convertor.  |            |
|         |    | b.       | Implement all the logic gates (NOT,OR,AND,NOR,XOR,XNOR) using NAND gate.  | g          |
|         |    | c.       | With neat logic diagram explain the function of 4: 1 Multiplexer.   |            |
|         |    | d.       | With neat logic diagram and truth table explain the working of full adder.  |            |
|         |    | e.       | Differentiate between combinational and sequential logic circuits.(any 5)   |            |
|         |    | f.       | Describe the working of a 5-bit Ring Counter.   |            |
|         |    | g        | Describe the working of a 5-bit Ring Counter.  Draw CMOS logic circuit of two input (a) NAND gate  (b) NOR gate   | 2.5<br>2.5 |
|         | 3  |          | <ul> <li>a) Minimize the following Boolean function using K-map F(A,B,C,D)=∑m(0,1,2,4,5,6,8,11,12)+d(9,13)</li> <li>b) Implement the minimized expression obtained above with NANI</li> </ul> | 7<br>O 3   |
|         |    |          | gates only.   | <i>J</i> 3 |
| 5201-29 | 4  |          | Design a 3-bit magnitude comparator circuit whose outputs are A>B, A=B  | , 10       |
|         | _  |          | A <b, 3-bit="" a="" and="" are="" b="" numbers.<="" td="" two="" where=""><td>_</td></b,>   | _          |
|         | 5  |          | Convert a T flip flop to (a) D flip flop  (b) JK flip flop  | 5<br>5     |
|         | 6  |          | a) Design 4-bit asynchronous up counter and explain its working.  | 6          |
|         | _  |          | b) Draw the output wave forms of each flip-flop   | 4          |
|         | 7  |          | Explain the working of a counter type analog to digital convertor (ADC).  | 10         |