

## III-SEM./ETC/AE&IE/CSE/IT/MECHATRONICS/ ELECTRICAL(INST & CTRL/ECE/ 2021(W) TH-III Digital Electronics

Full Marks: 80 Time- 3 Hrs Answer any five Questions including Q No.1& 2 Figures in the right hand margin indicates marks Answer All questions 1. 2 x 10 State De-Morgan's theorems. a. Convert (10110101)<sub>2</sub> from binary to grey code. b. Find out the number of input lines, output lines and select lines in : (i)1:8 De-C. Mux (ii)16:1 Mux Write down the truth table of half subtractor. d. Define race-around condition in flip flop and suggest a method to overcome it. e. Difference between combination and sequential logic circuit.(any 4) f. Mention the type of flip flops used in : (i)Ripple Counter (ii)Shift Register g. Write the excitation table of D-flip flop. h. List down different types of: (i) Analog to Digital Convertors, (ii) Digital to **Analog Convertors** Define Fan In and Fan Out. j. 2. 6 x 5 Answer Any Six Questions Simplify the below given expression using Karnaugh's map and draw the logic circuit using logic gates.  $F(a, b, c, d) = \Sigma m (0,2,3,4,7,9,10,11,15) + d (1,6,8)$ Explain the function of 4: 1 MUX with neat diagram and truth table. Design the operation of full adder with the help of truth table and circuit diagram. c. Design a JK flip flop using a RS flip flop. d. With neat circuit diagram, Explain the working of R-2R ladder type DAC. e. f. Write any 5 differences between SRAM and DRAM. Draw CMOS logic circuit of NAND and NOR gates. g 3 Realize all the logic gates (NOT, AND, OR, NAND, NOR, XOR, XNOR) using 10 NAND gates only. 4 Design a 2-bit magnitude comparator using logic gates. 10 5 Sketch the logic diagram of clocked JK Flip - Flop. Explain its working with 10 functional table. 6 Explain briefly SISO, SIPO, PISO and PIPO shift register. 10

10

Design a mod-6 synchronous up counter.

7